Evaluation Board Document

μPC8233TK-EVAL-A

Evaluation Board

- o Circuit Description
- o Typical performance data
- o Power gain and isolation plots
- o Input and output return loss plots
- o Circuit schematic and assembly drawing

Circuit Description

The circuit schematic and assembly drawing are shown on the last two pages.

Matching Circuits

The output matching is mainly through L3 and it should be placed close to the device.

The input matching consists of L1 and C2, and C1 is used for DC block For applications where noise figure is critically important, a high Q inductor, such as wire-wound type, is recommended over regular chip inductor for L1. Using high Q inductors can improve the noise figure by about 0.05dB. The values of L1 and C2 used on this evaluation circuit are chosen for a reasonable balance between input return loss and noise figure. A further trade-off can be made between these two parameters by adjusting the values of L1 and/or C2.

Desensitization Specifications

The desensitization data are shown in the next section for several frequency bands. This performance spec is strongly affected by the circuit topology of the input matching network as well as component values for given a topology. The matching circuit on this circuit is chosen for its relative simplicity and optimal balance between noise figure and input return loss. If any improvement on the desensitization spec is desirable at either higher or lower frequencies, a different set of component values or a different circuit topology may be used.

PCB Material

The PCB is FR4 four layer board. The top and bottom dielectric layers are 8mil thick. The total board thickness is 62mil.

Typical Performance Data

Test Conditions:

f=1575MHz; Vcc=Vps=2.7V

Noise Figure: 0.9dB (direct measurement on board, no subtraction of board loss)

Gain: 20dB

Input return loss: -12dB

Output return loss: -15.5dB


IP1dB: -21dBm


IIP3: -13dBm

P1dB desensitization due to out-of-band interfering signals: (The P1dB desensitization point is the power level of the interfering signal that causes a 1dB decrease in gain at 1575MHz.)

900MHz: -18dBm 1710MHz: -17dBm 1850MHz: -15dBm 2400MHz: -11dBm

Power Gain and Isolation Plots





Input and Output Return Loss Plots

